Abstract: Infrared scene projectors (IRSPs) are a critical laboratory tool for setup, calibration, and testing of infrared sensors. Infrared light emitting diode projectors are evolving to handle higher resolution, faster frame rates, and higher cooling power. New cryogenic packaging that can support these advanced features is needed. This paper describes a new cryogenic package design that enables higher resolutions and faster frame rates. The resulting modifications to the IRSP system hardware are described.
Introduction
Infrared scene projectors (IRSPs) display radiometric video scenery in the infrared (IR) spectrum.
This scenery is used to test and calibrate IR sensors to ensure the correct operation of the sensor and any larger system that the sensor may be a part of. The Infrared Light Emitting Diode(IRLED) used in this work is composed of an array of Gallium-Antimonide (GaSb) super-lattice light emitting diodes (SLEDs), a Silicon Complementary Metal Oxide Semiconductor (CMOS) Read-In Integrated Circuit (RIIC), and close support electronics (CSE) that converts video scenery data into the correct format to be displayed on the SLEDs array. Combined together, these devices form an infrared micro-display. The SLEDs array and the RIIC are attached together with indium bumps using a process called hybridization. The resulting structure is called a SLEDs hybrid.
To increase photon emission from the IRLEDs, the SLEDs hybrid is cooled to 77 Kelvin in a vacuum chamber. The CSE drive electronics are connected to the cooled SLEDs hybrid using electrical ribbon cables. The previous cryogenic package used a pour-filled liquid nitrogen Dewar with 100 transmission line signals leading into the vacuum chamber [7] . To enable higher frame rate and higher resolution, more signal lines are required to enter the vacuum chamber. The pourfill Dewar cannot be easily modified to carry more signal lines and its cooling power is limited. To overcome these limitations, we developed a new cryogenic package. Our new package is composed of a custom vacuum chamber [8] mated with a commercial cryostat based on Gifford-McMahon cooling cycle [9] .
By integrating the cold head and the vacuum chamber together; a novel design can be created. In this design the vacuum chamber lid is able to seal against the printed circuit board (PCB). This has the benefit of allowing for a customizable number and design of electrical signals. These two benefits can be used to package SLEDs hybrids that require more electrical input signals and create exceptionally well-matched trace impedance for improved signal integrity.
Future IRSP systems will require resolutions up to 2048 × 2048 pixels, with faster frame rates as high as 1 KHz [2] . The SLEDs IRSP uses many parallel analog voltage signals to set the brightness for each pixel in the SLEDs hybrid in the RIIC. The SLEDs hybrids can write to multiple pixels at the same time. This capability eases the requirement for the time spent writing to each pixel. For example, the 1-Megapixel NSLEDs Hybrid, uses 32 analog inputs and is designed to operate at a 600 Hz frame rate. At higher resolutions, the number of pixels increases drastically. This increases the number of analog input lines required to maintain the same frame rate. The current Dewar would not have enough Input / Output pins to accommodate the increased number of pins required. The first HDILED array was mounted to a hybrid carrier PCB designed to fit in the original Dewar [3] .
New Cryogenic Package Design
The new cryogenic package design, seen in Fig. 1 , is composed of a semi-custom closed loop Gifford-McMahon cryostat, and a custom vacuum chamber that incorporates a PCB into the vacuum chamber design. The Gifford-McMahon cycle is discussed in reference [4] . This new cryogenic package has several advantages over the Dewar including increased number of electrical signals, improved signal integrity for these signals, higher cooling power, and customizable vacuum chamber and PCB design to properly package any IRLED hybrid. These advantages will be described in the following sections.
Vacuum Chamber
The vacuum chamber combines an interposer board (red PCB board shown in Fig. 1 and 2 ), a metal vacuum chamber with cold pedestal, and a window. The critical innovation of this design is the ability to extend the interposer board through the vacuum chamber walls. The two metal portions of the vacuum chamber shown in Fig. 2 have O-rings embedded in them. The O-rings are pressed against the interposer board and create a seal that can maintain the required vacuum. A vacuum of 4 × 10−5 torr was measured in the vacuum chamber. It is believed that a lower vacuum can be obtained by properly baking the PCB used as an interposer and choosing a material other than glass-reinforced epoxy laminate material (FR-4) as the interposer. However, lower pressures were not tested extensively because they are not required for IRLED IRSPs.
For IRLED IRSPs the interposer board is a PCB that the IRLED Hybrid or any test unit is affixed or wire-bonded to. The interposer board is used to route the electrical inputs required by the RIIC to draw IR scenery into the vacuum chamber. A custom-fit vacuum chamber with an O-ring seal is placed around the IR emitter and seals directly against the interposer PCB. The vacuum chamber is a simple machined part that is inexpensive when compared to the cost of the cooling system and COTS Dewar's. The diagram of the vacuum chamber attached to the cold head is shown in Fig. 3 , and the dimensions of the cold head and chamber together are: diameter: 8.75", height: 22.459", and weight: 46 lbs.
The vacuum chamber design also provides a path for excellent signal integrity. In our experience, the transmission lines caused by coax feedthroughs are hard to deal with, due to a combination of poor grounding and long wires. At higher IRSP frame rates, signal integrity becomes an issue because the signal frequencies are higher. With the PCB just outside of the chamber, amplifiers and other circuitry can be placed nearby. The blue electrical connectors are visible in Fig. 2 . This vacuum chamber design also provides a reusable platform only requiring slight modifications for other systems. The window shown in Fig. 2 can also be replaced with any desired material.
Gifford-McMahon Cryostat
The next piece of the IRLED packaging is the cold head and cooling system. The previous type of Dewar chamber used for our IRSPs is a static, pour-filled, tank of liquid nitrogen. It takes advantage of how readily liquid nitrogen boils off, which removes the heat generated by the SLEDs hybrid. The previous Dewar chambers can remove an estimated 20 W of heat, and the ARS cold head can remove 200 W of heat. The increased cooling capacity is because the new IRLED package uses a closed-circuit flowing helium gas system to remove heat much more effectively. The helium gas goes through several thermally conductive blocks of copper first and is pumped rather than passively boiled off-allowing for faster heat removal. Test of both cryogenic packages have been conducted; the plot below in Fig. 4 shows a cooling power curve comparison between both packages. The measured thermal conductance for Dewar and Cryostat around 80 degrees Kelvin are 0.09 Kelvin/Watt and 0.7 Kelvin/Watt, respectively. The thermal conductance of the cryostat is 8 times higher than the Dewar.
The cryostat cold head is a closed-circuit system comprising of the cold head, a water chiller, and a compressor. The cold head uses helium gas as a refrigerant in a single stage Gifford-McMahon Cycle refrigerator. The helium gas is used to take the heat generated by the SLEDs hybrid and move it to a chilled water reservoir or flowing chilled water. The water chiller expels heat, and the compressor compresses the helium gas. This is convenient because it is a closed system and does not require a supply of new helium gas. The compressor can be placed to the side in the laboratory and up to 60 ft. of hoses can be run from the compressor to the cold head. The dimensions of the compressor are: depth: 21", width: 18-7/8", height: 24-5/16", and weight: 230 lbs.
Electronics Development
The CSEs connection to the SLEDs hybrid system has always involved ribbon cables connected from the interface board in the CSE to the I/O insulation displacement connector (IDC) on the side of the Dewar. The signals are then routed using the previous version of the carrier board to the hybrid chip [5] . The PCB flow chart in Fig. 5 shows the next phase of scaling SLED technology to high format systems. To see the performance and efficiency of compacting and integrating the system together. This set up will allow us to test the new carrier board design with the current working system to determine if there are any problems with signal integrity and provide the opportunity to add post-amplifiers to the analog chain.
Carrier Board
At the top of diagram in Fig. 5 is the hybrid chip that is wire bonded to the pads along the inner edges of the carrier board. The new hardware design incorporates all the same components as the previous carrier board. However, the same components on the previous carrier board will be shared between the new Carrier board and Mogh board, shown in Fig. 7 are images of the Mogh board and the designed layout. This new Carrier PCB provides power and signal routing from the corners of the Hybrid SLEDs array to the outside of the Dewar package. The board will house the more passive components from the original carrier board. The connector used between the carrier board and the Mogh board is a high-speed socket type connector with a ground plane. At a voltage rating of 175 VAC, current rating of 2 amps per pin and 25 amps per ground plane. Each connector has a total of 240 + 4 signal pins and power planes. Incorporating this board to the system will allow the Dewar to accommodate a total of 960 + 16 signal pins and power planes directly routed from the RIIC inside the Dewar enclosure to the outside. We will also be able to easily iterate through electronic design without opening the vacuum chamber, including adding post amplifiers, EEPROMs, temperature sensors, and SMB connectors to further improve signal integrity. In Fig. 6 , which shows the new carrier board, there is a circle cut out of the orange layer. This area is restricted from having tracks on both the top and bottom layers outside that point. This is to make the external layers as flat as possible to allow an O-ring to seal correctly against them.
Mogh Board
The Mogh board is a passive 4-layer board designed to convert the 50 pin ribbon cable headers to high-speed socket type connectors. Enabling the CSE to feed all the signals necessary to the RIIC through the four 50 pin ribbon cables used in the system. Providing room to easily make improvements. Included on this board are two layers dedicated for 6 mil tracks, one layer for ground, and one lay for 10V plane. Along with the corresponding high-speed socket type connector, NPN transistors designed for high voltage blocking, I 2C-compatible EEPROM, LED's, temperature sensor signal connectors, dip switches for testing purpose; along with a combination of resistors and capacitors. The center has a circular cutout to accommodate the mechanical fit against the lid of the new vacuum chamber design shown in Fig. 2 . The dimensions of the compressor are 11.32-inch × 10.62-inch. In Fig. 7 below, the left image shows the layout design of the Mogh board and Fig. 7 . Left is the layout design of the Mogh board. Right is a picture of revision 1 of the manufactured board [3] .
to the right is a picture of the completed manufactured board. After the hybridization of the carrier board is complete, testing will be done to evaluate how the board works in the SLEDs structure; improving the modularity of the hardware if successful.
Conclusions
The need to incorporate higher resolution and faster frame rates pushes IRSP packaging to become more modular and higher in performance. The new package design described in this paper bridges the gap of limiting the IRSP performance and allows for increased IRSP. The packaging system described here is a good steppingstone in making the IRSP system more compact, improving its signal integrity, and improving the performance of the IRSP.
